Typically, Every time a bus bridge sees a transaction on one particular bus that need to be forwarded to another, the first transaction have to wait until the forwarded transaction completes in advance of a result is All set. 1 notable exception occurs in the situation of memory writes. Right https://nathanlabsadvisory.com/pci-dss/